›› 2014, Vol. 53 ›› Issue (5): 8-13.

Previous Articles     Next Articles

Design of Continuous-time ΣΔ ADC Based on TD-LTE Terminals

HUANG Mo1,2,3, CHEN Dihu1,3, YE Hui2, XU Ken2, GUO Jianping1,3   

  1. 1. School of Physics and Engineering, Sun Yat-sen University, Guangzhou 510275, China;
    2. Rising Micro Electronics Co., Ltd, Guangzhou 510006, China;
    3. SYSUCMU Shunde International Joint Research Institute, Foshan 528300, China
  • Received:2014-02-27 Online:2014-09-25 Published:2014-09-25

PDF (PC)

312

Abstract: A continuous-time ΣΔ ADC based on TDLTE terminals is implemented with 0.13 μm CMOS process to address the power consumption issue of TD-LTE terminals. The low-pass filter in conventional receiver is removed to save power consumption by using the proposed ADC. The proposed ADC is with 3rd loop filter, 3 bit quantizer, and compensates excess loop delay (ELD) in a compact way. The test results show the ADC achieves 66 dB dynamic range in TDLTE 20 MHz bandwidth, with 25.1 mA current consumption.

Key words: TD-LTE；Σ&Delta, ADC；continuous time；excess loop delay (ELD)

CLC Number: